什么是JESD204_我们为什么要关注它?

什么是JESD204_我们为什么要关注它?

JESD204 - 这是什么？

JESD204原始版本在2006年4月发布。该标准描述转换器与接收器之间的（如FPGA或ASIC）的多千兆位串行数据链路。在这JESD204原始版本，串行数据链路被定义为一个单个转换器或多个转换器和一个接收器之间的串行车道。

图1. JESD204原始标准

Figure 2. First Revision – JESD204A

When dealing with a converter， it is important to know the timing relationship between the sampled signal and its digital representation in order to properly recreate the sampled signal in the analog domain once the signal has been received （this situation is， of course for an ADC， a similar situation is true for a DAC）。 This timing relationship is affected by the latency of the converter which is defined for an ADC as the number of clock cycles between the instant of the sampling edge of the input signal until the time that its digital representation is present at the converter’s outputs. Similarly， in a DAC， the latency is defined as the number of clock cycles between the time the digital signal is clocked into the DAC until the analog output begins changing. In the JESD204 and JESD204A standards， there were no defined capabilities that would deterministically set the latency of the converter and its serialized digital inputs/outputs.

In addition， converters were continuing to increase in both speed and resolution. These factors led to the introduction of the second revision of the standard， JESD204B. In July of 2011， the second and current revision of the standard， JESD204B， was released. One of the key components of the revised standard was the addition of provisions to achieve deterministic latency. In addition， the data rates supported were pushed up to 12.5 Gbps broken down into different speed grades of devices. This revision of the standard calls for the transition from using the frame clock as the main clock source to using the device clock as the main clock source. Figure 3 gives a representation of the additional capabilities added by the JESD204B revision.

Figure 3. Second （Current） Revision – JESD204B

In the previous two versions of the JESD204 standard， there were no provisions defined to ensure deterministic latency through the interface. The JESD204B revision remedies this issue by providing a mechanism to ensure that， from power-up cycle to power-up cycle and across link re-synchronization events， the latency should be repeatable and deterministic. One way this is accomplished is by initiating the initial lane alignment sequence in the converter（s） simultaneously across all lanes at a well-defined moment in time by using an input signal called SYNC~。

In addition to the deterministic latency， the JESD204B version increases the supported lane data rates to 12.5 Gbps and divides devices into three different speed grades. The source and load impedance is the same for all three speed grades being defined as 100 Ω ±20%. The first speed grade aligns with the lane data rates from the JESD204 and JESD204A versions of the standard and defines the electrical interface for lane data rates up to 3.125 Gbps. The second speed grade in JESD204B defines the electrical interface for lane data rates up to 6.375 Gbps. This speed grade lowers the minimum differential voltage level to 400 mV peak-to-peak， down from 500 mV peak-to-peak for the first speed grade. The third speed grade in JESD204B defines the electrical interface for lane data rates up to 12.5 Gbps. This speed grade lowers the minimum differential voltage level required for the electrical interface to 360 mV peak-to-peak. As the lane data rates increase for the speed grades， the minimum required differential voltage level is reduced to make physical implementation easier by reducing required slew rates in the drivers.

To allow for more flexibility， the JESD204B revision transitions from the frame clock to the device clock. Previously， in the JESD204 and JESD204A revisions， the frame clock was the absolute timing reference in the JESD204 system. Typically， the frame clock and the sampling clock of the converter（s） were usually the same. This did not offer a lot of flexibility and could cause undesired complexity in system design when attempting to route this same signal to multiple devices and account for any skew between the different routing paths. In JESD204B， the device clock is the timing reference for each element in the JESD204 system. Each converter and receiver receives their respective device clock from a clock generator circuit which is responsible for generating all device clocks from a common source. This allows for more flexibility in the system design， but it requires that the relationship between the frame clock and device clock be specified for a given device.

JESD204 – Why Should We Pay Attention to It？

In much the same way as LVDS began overtaking CMOS as the technology of choice for the converter digital interface several years ago， JESD204 is poised to tread a similar path in the next few years. While CMOS technology is still hanging around today， it is mostly been overtaken by LVDS. The speed and resolution of converters as well as the desire for lower power eventually renders CMOS and LVDS inadequate for converters. As the data rate increases on the CMOS outputs， the transient currents also increase and result in higher power consumption. While the current， and thus power consumption， remains relatively flat for LVDS， the interface has an upper speed bound that it can support. This is due to the driver architecture as well as the numerous data lines that must all be synchronized to a data clock. Figure 4 illustrates the different power consumption requirements of CMOS， LVDS， and CML outputs for a dual 14-bit ADC.

Figure 4. CMOS， LVDS， and CML Driver Power Comparison

Table 1. Pin Count Comparison – 200 MSPS ADC （click on figure for PDF of the table）

We have seen the trend that is pushing the converter digital interface towards the JESD204 interface defined by JEDEC. Our company has been involved with the standard from the beginning when the first JESD204 specification was released. To date， Analog Devices has released to production several converters with the JESD204 and JESD204A compatible outputs and is currently developing products with outputs that are compatible with JESD204B.

Summary

As the speed and resolution of converters have increased， the demand for a more efficient digital interface has increased as well. The industry began realizing this with the JESD204 serialized data interface. The interface specification has continued to evolve to offer a better and faster way to transmit data between converters and FPGAs （or ASICs）。 The interface has undergone two revisions to improve upon its implementation and meet the increasing demands brought on by higher speeds and higher resolution converters. Looking to the future of converter digital interfaces， it is clear that JESD204 is poised to become the industry choice for the digital interface to converters. Each revision has answered the demands for improvements on its implementation and has allowed the standard to evolve to meet new requirements brought on by changes in converter technology. As system designs become more complex and converter performance pushes higher， the JESD204 standard should be able to adapt and evolve to continue to meet the new design requirements necessary.

References

JEDEC Standard JESD204 （April 2006）。 JEDEC Solid State Technology Association.

JEDEC Standard JESD204A （April 2008）。 JEDEC Solid State Technology Association.

JEDEC Standard JESD204B （July 2011）。 JEDEC Solid State Technology Association.

About the Author

Jonathan Harris is a product applications engineer， High-Speed Converter Group， Analog Devices， Inc. （Greensboro， NC）。 He has over 7 years of experience as an applications engineer supporting products in the RF industry. Jonathan received his MSEE from Auburn University and his BSEE from UNC-Charlotte.

版权声明：本文内容由网络用户投稿，版权归原作者所有，本站不拥有其著作权，亦不承担相应法律责任。如果您发现本站中有涉嫌抄袭或描述失实的内容，请联系我们jiasou666@gmail.com 处理，核实后本网站将在24小时内删除侵权内容。